Absfract-A design strategy is presented for obtaining high-SNR (14 hits or higher) in a lorn, voltage pipeline data converter. This is accomplished with the removal of the S/H input stage and the use of a rail-to-rail input stage. The rail-twrail input requires a reference calibration scheme to maintain converter linearity, and is implemented as a radix calibration.
INTRODUCTION
Improving the signal-to-noise ratio (SNR) of any data converter design must be accomplished through two basic means, either by decreasing the noise power generated within the data converter (generally the first few stages) or hy increasing the signal power. In many cases thz only availnhk option is the former due to circuit-level signal swing limitations.
In pipcline data convertcrs. noise reduction options such as ovcrsampling and noise shaping arc not availablc and focus must instead ha placed on deciding how much power and area can be spent to achieve low noise. For most pipeline applications, this makes highcr SNR levels unattainable, especially at low supply voltages.
Any further improvement in SNR must come from an increase in signal power. The signal swing in pipelinc stages is traditionally limited Lo the voltage reference level, but for thc input stage this nced not he the case. Thc signal swing is. howcver, fundamentally limited by the power supply volragc. which many modern proccsscs rcqiiire to he quite small. The high-SNR design techniques discussed in this paper will allow low-voltage designs to compete with SNR values of todays higher-voltage data converter designs.
In this paper, mil-to-ruil iiipet will h e discussed as a viable option for improving SNR in high-resolution pipeline data converter designs. Implementation of rail-to-rail input on the circuit level will also bc covered as well as a calibration method for correcting rcfercnce mismatches. The organization will be as follows: First. two methods for improving SNR efficiently will bc discussed, then the simultancous circuit implementation of these ideas will he explored. and finally a calibration method will be presented to correct errors generated by the system implementation.
ACHIEVING HIGH-SNR
Current pipeline data converter designs are almost exclusively implemented as switched-capacitor circuits, and as such a e subject to kT/C noise resulting from RC-filtered and sampled thermal noise. It can be shown that a one-hit (6dB) improvement in kT/C noise level requires an increase in input sampling capacitance of four times. This fundamental relationship between noise and capacitance severely limits noise levels that can he achieved economically.
In a pipeline data converter. the residue amplification between stages reduces the proportional noise contributions of following stages to the overall data converter noise. A5 a result. the first stages in the pipeline are the most crucial for determining the overall nnise level of the converter. This paper will therelore focus on the lirst pipeline s!age, as it will largely determine the overall accuracy, speed, power consumption and die area of the data converter.
A. Removal of S/H
The function of the sample-and-hold (S/H) circuit is tn provide a clean and settled analog d u e for the input of the first stage. This allows the comparator to finish sampling the input signal and latch regenerate the comparison result before the MDAC requires the value for the amplification phasc. ?he S/H does not provide any gain, and therefore does not suppress the noise generated by the first stage of the pipeline. The S/H and first stagc will thereforc generate the sanic proportional amount of input-refcrrcd noise. This is vcry undcsirablc for high-SNR designs.
If the S/H is reniovcd the noise power generated before the second stagc will be cut in half. or altcrnativcly, the first stage capacitancc can hc halved to maintain the same noise level. Remaining stage capacitance requirements need not change.
The removal of thc S/H will crcatc some problems. These arc discussed in a paper by Mchr and Singer 111 and include sampling mismatch between the MDAC and comparator paths and reduced speed due to extra time required for the comparator latch to regenerate. Further discussion about these issues will follow in section 3: Circuit Implementation.
B. Rail-to-Rail lnpur
Further improverncnt in the converter's SNR can be realized if the signal pon'er is increased. It is initially assumed that the signal swing is set to the reference voltage level; therefore. the input swing must be extended beyond the reference to increase the input signal power. The furthest that the signal can be extended without creating reliability issues within devices is to the power rails. While this input can be accommodated with a switched-capacitor circuit, the MDAC upamp would not he able to drive this signal without large nonlinearities.
The solution to this problem is to reduce the output voltage amplification phase. The MDAC opamp should be ahle to easily drive this signal swing. It then follows that the rest 0 1 the pipeline should have input and output signal swings equal to 1/2 the pov'er supply (Fig. 1) . While this increases the input-referred noise power contributions of following stages by 4 times, the amount of capacitance area saved in the first stage is much larger than the required additional capacitance on remaining stages that make up for the lost noise attenuation.
C I R C U I T IMPLEMENTATION
There are several ways in which the rail-to-rail input MDAC can be implemented. The most obvious solution is to use a standard MDAC structure, with twice as large feedback capacitors, and change the reference voltages applied to the subtraction capacitors from Vrefl to VreR (Fig. 2) . While this solution is simple to implement. it does require that some calibration scheme he developed to correct inaccuracies in the charge suhtraction due to Vrefl to Vref2 mismatch.
Another solution would he to create separatc charge subtraction capacitors (as opposed to the shxed input and subtraction capacitors of the standard MDAC structure) with a value twice as large as the input sampling capacitors (Fig. 3) . This would allow the signal Vrefl to he used as the subtraction reference voltage and no calihration would be required. While the removal of a calibration requirement is desirahle, the extra charge noise injected by these subtraction capacitors is threc times worse than the previous twice-reference solution. The feedback factor is also degrated by roughly the same amount. One more solution. a compromise between the previous two solutions, is to keep the standard MDAC structure intact and to add one extra set of subtraction capacitors during the aniplitication phase (Fig. 4) . This MDAC structure would also alleviate thc calibration rcquircmcnt. hut would still havc tnricc the amount of noise and nearly twice as worse a feedback factor as in the standard MDAC with a Vref2 reference voltage. Given the high-SNR goal discussed, required calibration is a small price to pay for the total savings in power, speed and area. Not only must the MDAC be adjusted to operate correctly with a rail-to-rail input, but the structure of the entire 1st stage must be redesigned because of the removal of the sample-andhold circuit. A good redesign would incorporate time-constant matching of input paths to ensure matched sampling between the comparator input and the MDAC input at high input frequencies, and a phase timing that schedules regeneration adapted for the special condition of the rail-to-rail input stage.
There are three operations that necd to occur one after thc other in thc rcdcsign of the first stage: sample. cornparellatch, amplify. . 4 straightforward solution would be to makc three clock phases to schedule these operations. but would imply a 33% perfomiance loss. Instead of evenly splitting the time betwcen the three funcrions. phase I is divided between sampling and compare/latch functions leaving the amplification timr untouched. The proposed 1st stage circuit structure and timing is presented in Fig. 5 . The circled switches. S1, S2, Sf, and Sm must be caresully designed to match time-conslants hetween the two input paths.
IS additional tolerance to comparator oSfset is needed for a design in question, it can he generated by extending the allowable input range of the second stage by I LSB (LSB of that stagc) with a simple structural change to thc second stage 121. By adding two additional comparators and a simple subtract-by-onc logic, thc offset tolerance can he extcndcdeven resolving non-monotonic stage comparator levels without non-monotonic codes in the final output.
IV. REFERENCE CALIBRATION
In order to match the reference voltage used in tirst stage to the referencc used in remaining stages, a calibration mcthod must be adopted. Thc most applicable method would he a radix-bascd calibration 131. While referencc mismatch is not a classic gain error like that caused by feedback capacitor mismatch, it can still he modeled as such. The ideal radix value is given by 2"-'. where m is the bits resolved in the current stage.
The measurement of the gain error created by the reference mismatch can he done either directly from the reference values with an on-chip delta-sigma converter Reference error extraction resolution of the remaining bits, it requires a minimum of additional circuitry and the error value can be readily extracted using similar means as is done for code-error calibration [ 5 ] . Averaging of multiple measurements (using all possible capacitor comhinalions) can increase the accuracy of thc reference error measurement -reducing the the ersects of noise and capacitor mismatch on the measurement.
A circuit mcthod for extracting thcsc mismatches from thc MDAC is shown in Fig. 6 . It can bc provcn that any one-bit increase from (a) to (b) will produce a resulting voltage on the output equal to (1/4)*VrefZ (assuming an input range bctween +Vref2 and -Vref2). This is equivalent to ,9*(l/?)*Vrefl. where is the reference mismatch error. The reference mismatch can be extracted from the measurement as follows,
where DriR is the digitally measured half-rcfrrmcc. It can he seen by this equation that a bit-shift is the only digital operation that needs to be performed to extract D.
The radix calibralion itself must be performed by a fixedpoint multiplier so that slight variations in radix value can he accommodated [3] . A system that incorporates a microprocessor with this function can process a correction code for each first stage code that will be stored in a small on-chip mcmory. This correction codc will then be referenccd by thc first stage codc and addcd to the ovcrall pipclinc output to gencratc a calibratcd output ccdc. lmplcmcntcd as such. the data converter can operate in normal mode without tying up microprocessor resources.
Since the error measurement is is done with a code-error type measurement, it is also possible to extract offset errors generated by the capacitor mismatch. These errors can then be added to the reference calibration code generated for each first Regular Session E : ADC/DAC Fig. 7 . Error code generation stage digital code. As such, both errors can he corrected at the same time by adding the calculatcd code-crror and refcrenccerror corrcction value (Fig. 7) .
V. CONCLUSION . 4 design methodology for achieving high-SNR in pipeline data converters has been presented. This includes the use of a rail-to-rail input stage without input saniple-and-hold circuitry and thc devclopment of a refcrencc calibration scheme. Thc calibration schcmc rcquircs a foreground calibration phase, but can tlien run in the background oncc the calibration process is complete. This calibration can also simultaneously remove capacitor mismatch errors by incorporating code-error correction into the final correction value.
The rcnioval of the sample-and-hold stagc will create pi>-tential sampling mismatches between the first stage MDAC and comparator and will dccrcasc the amount of time allowed for input sampling and compararor and larch regeneration.
Howcvcr, by incorporating the S/H rcmoval and a rail-torail input, low! voltage. high-SNK designs iue economically attainable. ACKNOWLEDGEMENT This work is supported by thc DARPA TEAM prqjcct under contract F336 15-02-I-1 179.
